


# Analog-to-Digital Conversion



# Common ADC Architectures

## Flash

- cascade of  $n$  comparators
- fastest (Gsps)
- low resolution ( $n \sim 8$ )
- more expensive




# Common ADC Architectures

## Flash

- cascade of  $n$  comparators
- fastest (Gsps)
- low resolution ( $n \sim 8$ )
- more expensive

## Successive Approximation

- compares input to internal DAC
- starts with MSB
- successively updates DAC to match
- mid-range speed (Msps)



# Common ADC Architectures

## Flash


- cascade of n comparators
- fastest (Gsps)
- low resolution ( $n \sim 8$ )
- more expensive

## Successive Approximation

- compares input to internal DAC
- starts with MSB
- successively updates DAC to match
- mid-range speed (Msps)

## Sigma-Delta

- oversamples then filters
- highest possible resolution
- lower-speed ( $< \text{Msps}$ )



# Common ADC Architectures

## Flash

- cascade of  $n$  comparators
- fastest (Gsps)
- low resolution ( $n \sim 8$ )
- more expensive

## Successive Approximation


- compares input to internal DAC
- starts with MSB
- successively updates DAC to match
- mid-range speed (Msps)

## Sigma-Delta

- oversamples then filters
- highest possible resolution
- lower-speed ( $< \text{Msps}$ )

## Integrating

- compares against ramp reference
- counts time until compare
- lowest-speed ( $< 100 \text{ksps}$ )




# ATmega32U4 ADC

10-bit


successive approximation

12 channels


up to 15 ksps








# ADC : inputs





# ADC : inputs - buffering!




$$V_{out} = V_{in}$$

high-impedance input  
low-impedance output

# ADC : inputs

## Anti-Aliasing & The Nyquist Theorem

$$N > 2f_{max}$$



sampling  
rate

maximum  
desired  
frequency

Add a buffered RC low-pass filter before the input to the microcontroller

recommended cutoff < 100 kHz

# ADC : inputs - filtering!



$$f_c = \frac{1}{2\pi RC}$$

# ADC : process

set the voltage reference

set the ADC clock prescaler

disable some digital inputs

set up interrupts and triggering, if desired

select the desired analog input

enable conversions

start the conversion process

read the result

# ADC : voltage reference

setting the MAX value (0x03FF) to one of the following:

external AREF (default!)

V<sub>cc</sub>

2.56V

ADMUX : REFS1, REFS0



# ADC : prescaler

set ADC clock to 50-200kHz

driven from system clock

ADCSRA : ADPS2, ADPS1, ADPS0

# ADC : digital disable

turn off the digital input circuitry

DIDR0 :  $ADC_nD$  (for  $n=0...7$ )

DIDR2 :  $ADC_nD$  (for  $n=8...13$ )

# ADC : triggering

single-conversion (leave alone)

vs.

free-running

ADCSRA : ADATE

# ADC : input selection

single ADC unit

12 multiplexed inputs

ADCSRA : MUX5

ADMUX : MUX2, MUX1, MUX0

# ADC: enable and start

must enable and start conversion

ADCSRA : ADEN  
ADCSRA : ADSC



# ADC: results

16-bit pseudoregister

ADC